

FIG. 1  
BACKGROUND ART




FIG. 2




FIG. 3





FIG. 4



**Active State (Left):**

- Memory (110A):** Provides *nv\_(address, oe, we, cs)* and *nv\_data* signals.
- Central Block (170A):** Contains multiplexers B1, B2, B3, B4, B5 and multiplexers M1, M2, M3, M4, M5. It also includes a *GDx* signal.
- North Bridges (140A):** Receive *nb\_data* and *mr\_data* signals.
- Signal Flow:** *nv\_(address, oe, we, cs)* is multiplexed by B1 to *oe1*. *nv\_data* is multiplexed by B2 to *oe2*. *oe1* and *oe2* are multiplexed by M1 and M2 to *oe3* and *oe4*. *oe3* and *oe4* are multiplexed by B3 and B4 to *oe5*. *oe5* is multiplexed by B5 to *mr\_data*.

**Standby State (Right):**

- Memory (110B):** Provides *nv\_(address, oe, we, cs)* and *nv\_data* signals.
- Central Block (170B):** Contains multiplexers B1, B2, B3, B4, B5 and multiplexers M1, M2, M3, M4, M5. It also includes a *GDx* signal.
- North Bridge (140B):** Receives *nb\_data* and *mr\_data* signals.
- Signal Flow:** *nv\_(address, oe, we, cs)* is multiplexed by B1 to *oe1*. *nv\_data* is multiplexed by B2 to *oe2*. *oe1* and *oe2* are multiplexed by M1 and M2 to *oe3* and *oe4*. *oe3* and *oe4* are multiplexed by B3 and B4 to *oe5*. *oe5* is multiplexed by B5 to *mr\_data*.

**Legend:**

- ADDRESS & CONTROL SIGNAL:** Indicated by a solid line with a triangle head.
- DATA SIGNAL:** Indicated by a solid line with a diamond head.

